All the AES you need on Cortex-M3 and M4

DOI10.1007/978-3-319-69453-5_10zbMath1412.94209OpenAlexW2574539584MaRDI QIDQ1698628

Ko Stoffelen, Peter Schwabe

Publication date: 16 February 2018

Full work available at URL: http://hdl.handle.net/2066/178459

zbMATH Keywords

maskingAESsoftware implementationconstant-timeARM Cortex-Mbitslicing

Mathematics Subject Classification ID

Cryptography (94A60)

Related Items (6)

Thinking outside the superbox ⋮ Provable secure software masking in the real-world ⋮ Fast first-order masked NTTRU ⋮ Vectorizing Higher-Order Masking ⋮ Tornado: automatic generation of probing-secure masked bitsliced implementations ⋮ SPEEDY on Cortex-M3: efficient software implementation of SPEEDY on ARM Cortex-M3

Cites Work

• Unnamed Item
• Unnamed Item
• Unnamed Item
• Efficient cache attacks on AES, and countermeasures
• Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems
• A Very Compact S-Box for AES
• Faster and Timing-Attack Resistant AES-GCM
• Accelerating AES with Vector Permute Instructions
• A fast new DES implementation in software
• Advances in Cryptology - CRYPTO 2003
• A Fast and Cache-Timing Resistant Implementation of the AES
• New AES Software Speed Records
• How Fast Can Higher-Order Masking Be in Software?
• Topics in Cryptology – CT-RSA 2006

This page was built for publication: All the AES you need on Cortex-M3 and M4