Modular deductive verification of multiprocessor hardware designs

DOI10.1007/978-3-319-21668-3_7zbMath1381.68183OpenAlexW1147832988MaRDI QIDQ1702892

Adam Chlipala, Nirav Dave, Muralidaran Vijayaraghavan, Arvind

Publication date: 1 March 2018

Full work available at URL: https://doi.org/10.1007/978-3-319-21668-3_7

Mathematics Subject Classification ID

Specification and verification (program logics, model checking, etc.) (68Q60) Models and methods for concurrent and distributed computing (process algebras, bisimulation, transition nets, etc.) (68Q85)

Related Items (1)

CoqPIE: An IDE Aimed at Improving Proof Development Productivity

Uses Software

• Coq

This page was built for publication: Modular deductive verification of multiprocessor hardware designs