Efficient VLSI implementation of iterative solutions to sparse linear systems
DOI10.1016/0167-8191(93)90004-5zbMATH Open0783.65027OpenAlexW2114250651MaRDI QIDQ1801374
Manavendra Misra, David Nassimi, V. K. Prasanna
Publication date: 18 July 1993
Published in: Parallel Computing (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1016/0167-8191(93)90004-5
iterative methodsparse matrixmultiprocessorssparse linear systemmatrix-vector multiplicationefficient \(VLSI\) implementationnearest neighbour communication network
Could not fetch data.
Related Items (4)
Recommendations
- Parallel, iterative solution of sparse linear systems: Models and architectures ๐ ๐
- Efficient approximate solution of sparse linear systems ๐ ๐
- Scalable iterative solution of sparse linear systems ๐ ๐
- FAST IMPLEMENTATION OF MULTIVARIABLE LINEAR SYSTEMS VIA VLSI ARRAY PROCESSORS ๐ ๐
- Fast and Efficient Parallel Solution of Sparse Linear Systems ๐ ๐
- A systolic accelerator for the iterative solution of sparse linear systems ๐ ๐
- Title not available (Why is that?) ๐ ๐
- Title not available (Why is that?) ๐ ๐
- Title not available (Why is that?) ๐ ๐
- Title not available (Why is that?) ๐ ๐
This page was built for publication: Efficient VLSI implementation of iterative solutions to sparse linear systems
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1801374)