Length-4 byte error and double independent error correction by BCH code in semiconductor memories

zbMath0768.94019MaRDI QIDQ1813447

A. Yu. Drozhzhina-Labinskya, Alexander A. Davydov

Publication date: 25 June 1992

Published in: Automation and Remote Control (Search for Journal in Brave)

zbMATH Keywords

error detectionerror correctionbinary BCH codelarge semiconductor memoriesLSI implementation

Mathematics Subject Classification ID

Cyclic codes (94B15)

This page was built for publication: Length-4 byte error and double independent error correction by BCH code in semiconductor memories