Computing with pipelined block transfer

DOI10.1007/BF02575875zbMath0861.68028OpenAlexW1994923138MaRDI QIDQ1817502

M. Spuri

Publication date: 8 December 1996

Published in: Calcolo (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/bf02575875

zbMATH Keywords

sequential model of computation

Mathematics Subject Classification ID

Uses Software

• Quicksort

Cites Work

• Unnamed Item
• Unnamed Item
• Unnamed Item
• Algorithms for parallel memory. II: Hierarchical multilevel memories
• A model of sequential computation with Pipelined access to memory
• A model of computation for VLSI with related complexity results
• A parallel algorithm for constructing minimum spanning trees

This page was built for publication: Computing with pipelined block transfer