A 16-bit by 16-bit MAC design using fast 5:3 compressor cells
From MaRDI portal
Publication:1851142
DOI10.1023/A:1015333103608zbMATH Open1003.68601OpenAlexW1834244558MaRDI QIDQ1851142
Earl E. jun. Swartzlander, Kevin Nowka, Oh Sang Kwon
Publication date: 15 December 2002
Published in: Journal of VLSI signal processing systems for signal, image and video technology (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1023/a:1015333103608
Computing methodologies and applications (68U99) Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35)
This page was built for publication: A 16-bit by 16-bit MAC design using fast 5:3 compressor cells
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1851142)