A multiplication-free algorithm and a parallel architecture for affine transformation

DOI10.1023/A:1015397423173zbMath1018.68100OpenAlexW1510840923MaRDI QIDQ1851171

Magdy Bayoumi, Wael Badawy

Publication date: 15 December 2002

Published in: Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1023/a:1015397423173

zbMATH Keywords

VLSIlow powerMPEG-4texture mappingaffine transformationvideo object

Mathematics Subject Classification ID

Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35)

This page was built for publication: A multiplication-free algorithm and a parallel architecture for affine transformation