An exploration of instruction fetch requirement in out-of-order superscalar processors

DOI10.1023/A:1026431920605zbMath1006.68675OpenAlexW1946902536MaRDI QIDQ1859930

Pierre Michaud, Stéphan Jourdan, Andre Seznec

Publication date: 20 February 2003

Published in: International Journal of Parallel Programming (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1023/a:1026431920605

zbMATH Keywords

instruction fetchout-of-order superscalar processorsquare-root modeltwo-block ahead branch prediction

Mathematics Subject Classification ID

Other programming paradigms (object-oriented, sequential, concurrent, automatic, etc.) (68N19) Computing methodologies and applications (68U99)

Related Items (1)

Modeling And Performance Evaluation Of Branch And Value Prediction In Ilp Processors

This page was built for publication: An exploration of instruction fetch requirement in out-of-order superscalar processors