Integrated circuit design. Power and timing modeling, optimization and simulation. 12th international workshop, PATMOS 2002, Seville, Spain, September 11--13, 2002. Proceedings.
zbMATH Open1046.68767MaRDI QIDQ1881180
Author name not available (Why is that?)
Publication date: 4 October 2004
Published in: Lecture Notes in Computer Science (Search for Journal in Brave)
Proceedings, conferences, collections, etc. pertaining to computer science (68-06) Computing methodologies and applications (68U99) Proceedings, conferences, collections, etc. pertaining to information and communication theory (94-06)
Recommendations
- Title not available (Why is that?) 👍 👎
- Title not available (Why is that?) 👍 👎
- The complexity of VLSI power-delay optimization by interconnect resizing 👍 👎
- Modeling leakage power reduction in VLSI as optimization problems 👍 👎
- Delay-time modelling and critical-path verification for CMOS digital designs 👍 👎
- Modeling, simulation, and optimization of integrated circuits. Proceedings of a conference, Oberwolfach, Germany, November 25--December 1, 2001 👍 👎
- Integrated circuit and system design. Power and timing modeling, optimization and simulation. 13th international workshop, PATMOS 2003, Turin, Italy, September 10--12, 2003. Proceedings. 👍 👎
This page was built for publication: Integrated circuit design. Power and timing modeling, optimization and simulation. 12th international workshop, PATMOS 2002, Seville, Spain, September 11--13, 2002. Proceedings.
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1881180)
