Scalable load balancing congestion-aware Network-on-Chip router architecture

DOI10.1016/J.JCSS.2012.09.007zbMath1264.68017OpenAlexW2127716778MaRDI QIDQ1953818

Chifeng Wang, Nader Bagherzadeh, Wen-Hsiang Hu

Publication date: 11 June 2013

Published in: Journal of Computer and System Sciences (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/j.jcss.2012.09.007

zbMATH Keywords

fault toleranceinterconnection networkNetwork-on-Chip (NoC)load balancecongestion-aware

Mathematics Subject Classification ID

Network design and communication in computer systems (68M10) Reliability, testing and fault tolerance of networks and computer systems (68M15)

This page was built for publication: Scalable load balancing congestion-aware Network-on-Chip router architecture