Improving characteristics of LUT-based Mealy FSMs

DOI10.34768/AMCS-2020-0055zbMath1503.68019OpenAlexW3118742228MaRDI QIDQ2023587

Kamil Mielcarek, Larysa Titarenko, Alexander Barkalov

Publication date: 3 May 2021

Published in: International Journal of Applied Mathematics and Computer Science (Search for Journal in Brave)

Full work available at URL: https://sciendo.com/pdf/10.34768/amcs-2020-0055

zbMATH Keywords

FPGAenergy consumptionstructural decompositionLUTMealy FSMtwo-fold state assignment

Mathematics Subject Classification ID

Formal languages and automata (68Q45) Mathematical problems of computer architecture (68M07) Switching theory, applications of Boolean algebras to circuits and networks (94C11)

Related Items (3)

Technology mapping of multi-output functions leading to the reduction of dynamic power consumption in FPGAs ⋮ Twofold state assignment for the Moore finite state machines ⋮ Improving the LUT count for mealy FSMS with transformation of output collections

Uses Software

• ABC

Cites Work

• Unnamed Item
• Unnamed Item
• Unnamed Item
• Unnamed Item
• Unnamed Item
• Logic synthesis for compositional microprogram control units
• Hardware reduction for LUT-based Mealy FSMs
• Finite state machine logic synthesis for complex programmable logic devices
• Optimization on the complementation procedure towards efficient implementation of the index generation function
• 5 Logic Synthesis Method of Digital Circuits Designed for Implementation with Embedded Memory Blocks of FPGAs
• Decomposition-based logic synthesis for PAL-based CPLDs
• Stochastic neural computation. I. Computational elements
• Logical Computation on Stochastic Bit Streams with Linear Finite-State Machines

This page was built for publication: Improving characteristics of LUT-based Mealy FSMs