Boolean-complement based fault-tolerant electronic device architectures

DOI10.1134/S0005117921080075zbMath1484.94037OpenAlexW3200057219MaRDI QIDQ2052593

D. V. Efanov, V. V. Sapozhnikov, Vl. V. Sapozhnikov

Publication date: 26 November 2021

Published in: Automation and Remote Control (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1134/s0005117921080075

zbMATH Keywords

combinational circuitBoolean complement methodDMR architecture with computation checkingerror correction with parity code checkingfault-tolerant architectureTMR architecture

Mathematics Subject Classification ID

Switching theory, applications of Boolean algebras to circuits and networks (94C11)

Cites Work

• Unnamed Item
• Necessary and sufficient conditions for the synthesis of completely testable modulo 2 convolution circuits
• Analysis of reliability characteristics of self-checkable redundant structures
• Survivability estimate for multilevel majorized redundancy systems under pulse-type unfavorable factors
• Models and properties of multialternative fault-tolerant systems
• Fault-tolerant computer-aided control systems with multiversion-threshold adaptation: adaptation methods, reliability estimation, and choice of an architecture
• Synthesis of self-checking combination devices based on allocating special groups of outputs
• Sum codes with fixed values of multiplicities for detectable unidirectional and asymmetrical errors for technical diagnostics of discrete systems
• Conditions for detecting a logical element fault in a combination device under concurrent checking based on Berger's code
• Method of synthesizing built-in monitoring arrangements for automata with memory
• Checking combinational circuits by the method of logic complement
• Code Design for Dependable Systems

This page was built for publication: Boolean-complement based fault-tolerant electronic device architectures