Transient and steady-state performance modeling of parallel processors

DOI10.1016/S0307-904X(98)10062-8zbMath1428.68041OpenAlexW2067439680MaRDI QIDQ2284147

Marlin H. Mickle

Publication date: 14 January 2020

Published in: Applied Mathematical Modelling (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/s0307-904x(98)10062-8

zbMATH Keywords

parallel processingmemory contentionperformance modelingassembly languagecache memoryinstruction set architecture

Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Mathematical problems of computer architecture (68M07)

Cites Work

• Unnamed Item

This page was built for publication: Transient and steady-state performance modeling of parallel processors