Groebner bases based verification solution for SystemVerilog concurrent assertions
DOI10.1155/2014/194574zbMath1437.68124OpenAlexW2007056666WikidataQ59050197 ScholiaQ59050197MaRDI QIDQ2336212
Jinzhao Wu, Dakui Li, Jianchao Wei, Xinyan Gao, Ning Zhou
Publication date: 19 November 2019
Published in: Journal of Applied Mathematics (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1155/2014/194574
Symbolic computation and algebraic computation (68W30) Gröbner bases; other bases for ideals and modules (e.g., Janet and border bases) (13P10) Fault detection; testing in circuits and networks (94C12) Specification and verification (program logics, model checking, etc.) (68Q60) Switching theory, applications of Boolean algebras to circuits and networks (94C11)
Uses Software
Cites Work
This page was built for publication: Groebner bases based verification solution for SystemVerilog concurrent assertions