Hierarchical circuit comparison as a top-down VLSI design verification technique
From MaRDI portal
Publication:2366261
zbMath0825.94256MaRDI QIDQ2366261
Krzysztof Woźniakowski, Mariusz Niewczas
Publication date: 29 June 1993
Published in: Bulletin of the Polish Academy of Sciences. Technical Sciences (Search for Journal in Brave)
This page was built for publication: Hierarchical circuit comparison as a top-down VLSI design verification technique