Application of the recognition technique to bottom-up VLSI design verification

zbMath0825.94257MaRDI QIDQ2366264

Mariusz Niewczas, Wiesław Kuźmicz, Cezary Lichacz

Publication date: 29 June 1993

Published in: Bulletin of the Polish Academy of Sciences. Technical Sciences (Search for Journal in Brave)

Mathematics Subject Classification ID

This page was built for publication: Application of the recognition technique to bottom-up VLSI design verification