HIBI communication network for system-on-chip

DOI10.1007/S11265-006-7270-6zbMath1103.68350OpenAlexW2058248689MaRDI QIDQ2432184

Jouni Riihimäki, Tero Kangas, Kimmo Kuusilinna, Erno Salminen, Vesa Lahtinen, Timo Hamalainen

Publication date: 25 October 2006

Published in: Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/s11265-006-7270-6

zbMATH Keywords

network-on-chipsystem-on-chipwrapperhierarchical bus

Mathematics Subject Classification ID

Network design and communication in computer systems (68M10) Computer system organization (68M99)

Related Items (1)

Scalable architecture for soC video encoders

This page was built for publication: HIBI communication network for system-on-chip