Synthesis of random register logic in programmable logic devices

zbMath1075.94539MaRDI QIDQ2566349

Vyacheslav V. Solov'ev

Publication date: 23 September 2005

Published in: Journal of Computer and Systems Sciences International (Search for Journal in Brave)

Mathematics Subject Classification ID

Related Items (2)

Minimization of incompletely specified Mealy finite-state machines by merging two internal states ⋮ Sequential algorithm for low-power encoding internal states of finite state machines

This page was built for publication: Synthesis of random register logic in programmable logic devices