Towards a VLSI architecture for interpolation-based soft-decision Reed-Solomon decoders

DOI10.1023/B:VLSI.0000047274.68702.8dzbMath1084.94525WikidataQ59767968 ScholiaQ59767968MaRDI QIDQ2574077

Warren J. Gross, R. Kötter, Frank R. Kschischang, P. Glenn Gulak

Publication date: 16 November 2005

Published in: Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology (Search for Journal in Brave)

zbMATH Keywords

polynomial interpolationlist decodingGuruswami-Sudan algorithmSudan's algorithmHasse derivativeKoetter-Vardy algorithmvery large scale integrated (VLSI) circuits

Mathematics Subject Classification ID

Linear codes (general theory) (94B05) Cyclic codes (94B15) Decoding (94B35)

Related Items (1)

High-speed \(\mathrm{RS}(255, 239)\) decoder based on LCC decoding

This page was built for publication: Towards a VLSI architecture for interpolation-based soft-decision Reed-Solomon decoders