Mathematical Research Data Initiative
Main page
Recent changes
Random page
Help about MediaWiki
Create a new Item
Create a new Property
Merge two items
In other projects
Discussion
View source
View history
Purge
English
Log in

High speed FPGA-based implementations of delayed-LMS filters

From MaRDI portal
Publication:2574078
Jump to:navigation, search

DOI10.1023/B:VLSI.0000047275.54691.BEzbMath1090.94519MaRDI QIDQ2574078

Yanyan Li

Publication date: 16 November 2005

Published in: Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology (Search for Journal in Brave)


zbMATH Keywords

adaptive filteringFPGAdelayed LMS filtershardware sharingretiming technique


Mathematics Subject Classification ID

Filtering in stochastic control theory (93E11) Signal theory (characterization, reconstruction, filtering, etc.) (94A12)


Related Items (2)

Multidimensional DSP core synthesis for FPGA ⋮ Design and performance analysis of LMS algorithm based adaptive filter embedded with CFAR detector under non-homogeneous clutter scenarios







This page was built for publication: High speed FPGA-based implementations of delayed-LMS filters

Retrieved from "https://portal.mardi4nfdi.de/w/index.php?title=Publication:2574078&oldid=15335357"
Tools
What links here
Related changes
Special pages
Printable version
Permanent link
Page information
MaRDI portal item
This page was last edited on 3 February 2024, at 07:22.
Privacy policy
About MaRDI portal
Disclaimers
Imprint
Powered by MediaWiki