Point-to-point connectivity between neuromorphic chips using address events

DOI10.1109/82.842110zbMath1003.94538OpenAlexW2163288878MaRDI QIDQ2732946

Kwabena A. Boahen

Publication date: 4 September 2001

Published in: IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing (Search for Journal in Brave)

Full work available at URL: https://repository.upenn.edu/cgi/viewcontent.cgi?article=1006&context=be_papers

zbMATH Keywords

connectivitydecodingspiking neuronsVLSI circuitsencodinganalog-digital systemsarbitered channelasynchronous logic synthesisinterchip communicationneuromorphic chipsvirtual wiring

Mathematics Subject Classification ID

Learning and adaptive systems in artificial intelligence (68T05) Analytic circuit theory (94C05) Mathematical problems of computer architecture (68M07) Channel models (including quantum) in information and communication theory (94A40)

Related Items (6)

Coupling an aVLSI Neuromorphic Vision Chip to a Neurotrophic Model of Synaptic Plasticity: The Development of Topography ⋮ A Preference for Phase-Based Disparity in a Neuromorphic Implementation of the Binocular Energy Model ⋮ Hardware-Amenable Structural Learning for Spike-Based Pattern Classification Using a Simple Model of Active Dendrites ⋮ STICK: Spike Time Interval Computational Kernel, a Framework for General Purpose Computation Using Neurons, Precise Timing, Delays, and Synchrony ⋮ ORIENTED SPATIAL PATTERN FORMATION IN A FOUR LAYER CMOS CELLULAR NEURAL NETWORK ⋮ Scalable Hybrid Computation with Spikes

This page was built for publication: Point-to-point connectivity between neuromorphic chips using address events