An FPGA systolic array using pseudo-random bit generators for computing Goldbach partitions
From MaRDI portal
Publication:2734609
DOI10.1016/S0167-9260(00)00011-0zbMath0969.68029WikidataQ127391551 ScholiaQ127391551MaRDI QIDQ2734609
Publication date: 20 August 2001
Published in: Integration (Search for Journal in Brave)
This page was built for publication: An FPGA systolic array using pseudo-random bit generators for computing Goldbach partitions