Compact CMOS implementation of a low-power, current-mode programmable cellular neural network

DOI10.1002/CTA.147zbMath1006.94032OpenAlexW1973544061MaRDI QIDQ2764551

G. Setti, G.-F. Dalla Betta, L. Ravezzi

Publication date: 20 May 2002

Published in: International Journal of Circuit Theory and Applications (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1002/cta.147

zbMATH Keywords

image processingcellular neural networkscircuitsCMOS implemetationfull analog networksnovel cell-core topology

Mathematics Subject Classification ID

Learning and adaptive systems in artificial intelligence (68T05) Analytic circuit theory (94C05)

Cites Work

• Cellular neural networks: theory
• Current-mode techniques for the implementation of continuous- and discrete-time cellular neural networks
• CMOS implementation of an analogically programmable cellular neural network
• An approach to information propagation in 1-D cellular neural networks. II. Global propagation
• An approach to information propagation in 1-D cellular neural networks-Part I: Local diffusion

This page was built for publication: Compact CMOS implementation of a low-power, current-mode programmable cellular neural network