Higher-Order Masking in Practice: A Vector Implementation of Masked AES for ARM NEON

DOI10.1007/978-3-319-16715-2_10zbMath1332.94082OpenAlexW304719106MaRDI QIDQ2790039

Johann Großschädl, Praveen Kumar Vadnala, Qiuliang Xu, Jun-Wei Wang

Publication date: 2 March 2016

Published in: Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/978-3-319-16715-2_10

Mathematics Subject Classification ID

Cryptography (94A60)

Related Items (1)

Vectorizing Higher-Order Masking

Cites Work

• Higher-Order Side Channel Security and Mask Refreshing
• A Fast and Provably Secure Higher-Order Masking of AES S-Box
• Provably Secure Higher-Order Masking of AES
• Towards sound approaches to counteract power-analysis attacks
• Efficient Modular Reduction Algorithm in $$ \mathbb{F}_q $$ [x and Its Application to “Left to Right” Modular Multiplication in $$ \mathbb{F}_2 $$ [x]]
• Power Analysis Attacks
• Cryptographic Hardware and Embedded Systems - CHES 2004
• Higher Order Masking of Look-Up Tables
• Advances in Cryptology - CRYPTO 2003
• Unnamed Item
• Unnamed Item
• Unnamed Item
• Unnamed Item
• Unnamed Item
• Unnamed Item

This page was built for publication: Higher-Order Masking in Practice: A Vector Implementation of Masked AES for ARM NEON