Ultra High-Performance ASIC Implementation of SM2 with SPA Resistance
From MaRDI portal
Publication:2801770
DOI10.1007/978-3-319-29814-6_17zbMath1384.94113OpenAlexW2472042652MaRDI QIDQ2801770
Publication date: 21 April 2016
Published in: Information and Communications Security (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/978-3-319-29814-6_17
Cites Work
This page was built for publication: Ultra High-Performance ASIC Implementation of SM2 with SPA Resistance