Memory Controllers for Mixed-Time-Criticality Systems
From MaRDI portal
Publication:2808229
DOI10.1007/978-3-319-32094-6zbMath1336.68002OpenAlexW4230467361MaRDI QIDQ2808229
Sven Goossens, Kees Goossens, Karthik Chandrasekar, Benny Akesson
Publication date: 20 May 2016
Published in: Embedded Systems (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/978-3-319-32094-6
Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Research exposition (monographs, survey articles) pertaining to computer science (68-02) Mathematical problems of computer architecture (68M07) Reliability, testing and fault tolerance of networks and computer systems (68M15)
This page was built for publication: Memory Controllers for Mixed-Time-Criticality Systems