ParTI – Towards Combined Hardware Countermeasures Against Side-Channel and Fault-Injection Attacks

DOI10.1007/978-3-662-53008-5_11zbMath1391.94796OpenAlexW2494396870MaRDI QIDQ2829219

Amir Moradi, Tim Güneysu, Tobias Schneider

Publication date: 27 October 2016

Published in: Advances in Cryptology – CRYPTO 2016 (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/978-3-662-53008-5_11

Mathematics Subject Classification ID

Cryptography (94A60)

Related Items (9)

Light but tight: lightweight composition of serialized S-boxes with diffusion layers for strong ciphers ⋮ Combined fault and leakage resilience: composability, constructions and compiler ⋮ Divided we stand, united we fall: security analysis of some SCA+SIFA countermeasures against SCA-enhanced fault template attacks ⋮ Feeding Two Cats with One Bowl: On Designing a Fault and Side-Channel Resistant Software Encoding Scheme ⋮ Statistical properties of side-channel and fault injection attacks using coding theory ⋮ \textsc{Friet}: an authenticated encryption scheme with built-in fault detection ⋮ Fault template attacks on block ciphers exploiting fault propagation ⋮ Differential fault attack on lightweight block cipher PIPO ⋮ Custom instruction support for modular defense against side-channel and fault attacks

Uses Software

• PRESENT
• LED

Cites Work

• Unnamed Item
• Unnamed Item
• Unnamed Item
• Secure hardware implementation of nonlinear functions in the presence of glitches
• Side-channel resistant crypto for less than 2,300 GE
• Threshold implementations of small S-boxes
• Assessment of hiding the higher-order leakages in hardware. What are the achievements versus overheads?
• Leakage assessment methodology. A clear roadmap for side-channel evaluations
• Arithmetic Addition over Boolean Masking
• Affine Equivalence and Its Application to Tightening Threshold Implementations
• Infective Computation and Dummy Rounds: Fault Protection for Block Ciphers without Check-before-Output
• Higher-Order Threshold Implementations
• Wire-Tap Codes as Side-Channel Countermeasure
• Higher-Order Glitch Resistant Implementation of the PRESENT S-Box
• Side-Channel Analysis Protection and Low-Latency in Action
• Pushing the Limits: A Very Compact and a Threshold Implementation of AES
• Higher-Order Glitches Free Implementation of the AES Using Secure Multi-party Computation Protocols
• The LED Block Cipher
• Consolidating Masking Schemes
• PRESENT: An Ultra-Lightweight Block Cipher
• Threshold Implementations Against Side-Channel Attacks and Glitches
• Threshold Implementations of All 3 ×3 and 4 ×4 S-Boxes
• A More Efficient AES Threshold Implementation
• Topics in Cryptology – CT-RSA 2005
• Algebraic Codes for Data Transmission

This page was built for publication: ParTI – Towards Combined Hardware Countermeasures Against Side-Channel and Fault-Injection Attacks