An Energy-Efficient Last-Level Cache Architecture for Process Variation-Tolerant 3D Microprocessors
From MaRDI portal
Publication:2982090
DOI10.1109/TC.2014.2378291zbMath1360.68062MaRDI QIDQ2982090
Sung Woo Chung, Farinaz Koushanfar, Joonho Kong
Publication date: 16 May 2017
Published in: IEEE Transactions on Computers (Search for Journal in Brave)
This page was built for publication: An Energy-Efficient Last-Level Cache Architecture for Process Variation-Tolerant 3D Microprocessors