Hardware–Software Coherence Protocol for the Coexistence of Caches and Local Memories

DOI10.1109/TC.2013.194zbMath1360.68024OpenAlexW2010381040WikidataQ61735393 ScholiaQ61735393MaRDI QIDQ2982434

Marc Gonzàlez, Xavier Martorell, Nacho Navarro, Lluís Vilanova, Lluc Alvarez, Eduard Ayguadé

Publication date: 16 May 2017

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tc.2013.194

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Network protocols (68M12)

This page was built for publication: Hardware–Software Coherence Protocol for the Coexistence of Caches and Local Memories