Pipelined Decision Tree Classification Accelerator Implementation in FPGA (DT-CAIF)

DOI10.1109/TC.2013.204zbMath1360.62013MaRDI QIDQ2982460

Aindrik Dutta, Jim Plusquellic, Fareena Saqib, Philip Ortiz, M. Pattichis

Publication date: 16 May 2017

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Mathematics Subject Classification ID

Software, source code, etc. for problems pertaining to statistics (62-04) Classification and discrimination; cluster analysis (statistical aspects) (62H30) Parallel algorithms in computer science (68W10)

This page was built for publication: Pipelined Decision Tree Classification Accelerator Implementation in FPGA (DT-CAIF)