Chip-Level RAID with Flexible Stripe Size and Parity Placement for Enhanced SSD Reliability

DOI10.1109/TC.2014.2375179zbMath1360.68233OpenAlexW2016624911MaRDI QIDQ2985511

Jae-ho Kim, Dong-Hee Lee, Jongmoo Choi, Sam H. Noh, Eunjae Lee

Publication date: 16 May 2017

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tc.2014.2375179

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Reliability, testing and fault tolerance of networks and computer systems (68M15)

This page was built for publication: Chip-Level RAID with Flexible Stripe Size and Parity Placement for Enhanced SSD Reliability