Parallel GPU Architecture Simulation Framework Exploiting Architectural-Level Parallelism with Timing Error Prediction

DOI10.1109/TC.2015.2444848zbMath1360.68068OpenAlexW2300338736MaRDI QIDQ2985535

Sangpil Lee, Won W. Ro

Publication date: 16 May 2017

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tc.2015.2444848

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07)

This page was built for publication: Parallel GPU Architecture Simulation Framework Exploiting Architectural-Level Parallelism with Timing Error Prediction