Schedulability Analysis for Memory Bandwidth Regulated Multicore Real-Time Systems

DOI10.1109/TC.2015.2425874zbMath1360.68294OpenAlexW2078569861MaRDI QIDQ2985644

Heechul Yun, Gang Yao, Zheng Pei Wu, Lui Sha, Rodolfo Pellizzoni, Marco Caccamo

Publication date: 16 May 2017

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tc.2015.2425874

Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Mathematical problems of computer architecture (68M07)

Related Items (2)

Implementation of Memory Centric Scheduling for COTS Multi-Core Real-Time Systems ⋮ Uneven memory regulation for scheduling IMA applications on multi-core platforms

This page was built for publication: Schedulability Analysis for Memory Bandwidth Regulated Multicore Real-Time Systems