Resilient and Power-Efficient Multi-Function Channel Buffers in Network-on-Chip Architectures

DOI10.1109/TC.2015.2401013zbMath1360.68044OpenAlexW2044048499MaRDI QIDQ2985742

Dominic Ditomaso, Avinash Karanth Kodi, Ahmed Louri, Razvan Bunescu

Publication date: 16 May 2017

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tc.2015.2401013

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07)

This page was built for publication: Resilient and Power-Efficient Multi-Function Channel Buffers in Network-on-Chip Architectures