5 Logic Synthesis Method of Digital Circuits Designed for Implementation with Embedded Memory Blocks of FPGAs

DOI10.1007/978-3-642-17545-9_5zbMath1220.94066OpenAlexW10709134MaRDI QIDQ3020453

Paweł Tomaszewicz, Grzegorz Borowik, Mariusz Rawskii, Tadeusz Łuba

Publication date: 4 August 2011

Published in: Design of Digital Systems and Devices (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/978-3-642-17545-9_5

zbMATH Keywords

digital circuitsField Programmable Gate Arrays (FPGA)functional decomposition method

Mathematics Subject Classification ID

Applications of design theory to circuits and networks (94C30)

Related Items

Twofold state assignment for the Moore finite state machines ⋮ Mixed encoding of collections of microoperations for a microprogram finite-state machine ⋮ Improving characteristics of LUT-based Mealy FSMs ⋮ Hardware reduction for LUT-based Mealy FSMs ⋮ Joint use of methods of structural decomposition for optimizing the circuit of Moore FSM ⋮ Optimization of CMCU with code sharing

Cites Work

• Digital signal processing with field programmable gate arrays. With CD-ROM.
• MULTILEVEL SYNTHESIS OF FINITE STATE MACHINES BASED ON SYMBOLIC FUNCTIONAL DECOMPOSITION
• Unnamed Item
• Unnamed Item
• Unnamed Item