Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs

DOI10.1007/978-1-4419-8846-1zbMath1220.94001OpenAlexW644959127MaRDI QIDQ3084380

Jesús Ruiz-Amaya, Ángel Benito Rodríguez Vázquez, Manuel Delgado-Restituto

Publication date: 16 March 2011

Full work available at URL: https://doi.org/10.1007/978-1-4419-8846-1

zbMATH Keywords

analog-to-digital converterspipeline data converters

Mathematics Subject Classification ID

Signal theory (characterization, reconstruction, filtering, etc.) (94A12) Analytic circuit theory (94C05) Introductory exposition (textbooks, tutorial papers, etc.) pertaining to information and communication theory (94-01)

This page was built for publication: Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs