dCTL: A Branching Time Temporal Logic for Fault-Tolerant System Verification

DOI10.1007/978-3-642-24690-6_9zbMath1350.68181OpenAlexW26992193MaRDI QIDQ3095236

Cecilia Kilmurray, Pablo F. Castro, Nazareno Aguirre, Araceli Acosta

Publication date: 28 October 2011

Published in: Software Engineering and Formal Methods (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/978-3-642-24690-6_9

zbMATH Keywords

fault tolerancemodel checkingformal methodstemporal logic

Mathematics Subject Classification ID

Specification and verification (program logics, model checking, etc.) (68Q60) Temporal logic (03B44)

Related Items (2)

Expressiveness and succinctness of a logic of robustness ⋮ Simulation relations for fault-tolerance

Cites Work

• Unnamed Item
• Unnamed Item
• Deontic action logic, atomic Boolean algebras and fault-tolerance
• A Temporal Logic of Robustness
• Automatic verification of finite-state concurrent systems using temporal logic specifications
• “Sometimes” and “not never” revisited

This page was built for publication: dCTL: A Branching Time Temporal Logic for Fault-Tolerant System Verification