Performance optimization of VLSI interconnect layout

DOI10.1016/S0167-9260(96)00008-9zbMath0875.68159OpenAlexW2076265641MaRDI QIDQ3122470

Cheng-Kok Koh, Jason Cong, Lei He, Patrick H. Madden

Publication date: 27 February 1997

Published in: Integration (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/s0167-9260(96)00008-9

Mathematics Subject Classification ID

Computer system organization (68M99)

Related Items (2)

Computing a \((1+\varepsilon)\)-approximate geometric minimum-diameter spanning tree ⋮ Algorithms for synthesizing mechanical systems with maximal natural frequencies

This page was built for publication: Performance optimization of VLSI interconnect layout