A First-Order SCA Resistant AES Without Fresh Randomness
From MaRDI portal
Publication:3297561
DOI10.1007/978-3-319-89641-0_14zbMath1450.94047OpenAlexW2794597406MaRDI QIDQ3297561
Publication date: 20 July 2020
Published in: Constructive Side-Channel Analysis and Secure Design (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/978-3-319-89641-0_14
Related Items (2)
Spin me right round rotational symmetry for FPGA-specific AES: extended version ⋮ Analyzing masked ciphers against transition and coupling effects
Uses Software
Cites Work
- Unnamed Item
- Secure hardware implementation of nonlinear functions in the presence of glitches
- Leakage assessment methodology. A clear roadmap for side-channel evaluations
- Masking AES with \(d+1\) shares in hardware
- Several masked implementations of the Boyar-Peralta AES S-box
- Logic minimization techniques with applications to cryptology
- Cryptographic hardware and embedded systems -- CHES 2017. 19th international conference, Taipei, Taiwan, September 25--28, 2017. Proceedings
- Consolidating inner product masking
- An Efficient Side-Channel Protected AES Implementation with Arbitrary Protection Order
- Consolidating Masking Schemes
- A Very Compact S-Box for AES
- PRESENT: An Ultra-Lightweight Block Cipher
- Threshold Implementations Against Side-Channel Attacks and Glitches
- Reconciling $$d+1$$ Masking in Hardware and Software
- Changing of the Guards: A Simple and Efficient Method for Achieving Uniformity in Threshold Sharing
- GIFT: A Small Present
- Bit-Sliding: A Generic Technique for Bit-Serial Implementations of SPN-based Primitives
- Unifying Leakage Models: From Probing Attacks to Noisy Leakage.
- Advances in Cryptology - CRYPTO 2003
This page was built for publication: A First-Order SCA Resistant AES Without Fresh Randomness
