Packet Switching Networks for Multiprocessors and Data Flow Computers
From MaRDI portal
Publication:3334073
DOI10.1109/TC.1984.1676373zbMath0544.68030OpenAlexW2044541490MaRDI QIDQ3334073
Publication date: 1984
Published in: IEEE Transactions on Computers (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1109/tc.1984.1676373
multiprocessor systemsdistribution networkpacket switchingmultistage networksinterprocessor-memory networksdata flow computersmultipath networksmultiple paths
Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Applications of graph theory to circuits and networks (94C15) Theory of operating systems (68N25)
This page was built for publication: Packet Switching Networks for Multiprocessors and Data Flow Computers