Input Variable Assignment and Output Phase Optimization of PLA's
From MaRDI portal
Publication:3337381
DOI10.1109/TC.1984.1676349zbMath0545.94023MaRDI QIDQ3337381
Publication date: 1984
Published in: IEEE Transactions on Computers (Search for Journal in Brave)
logic designarithmetic functionscontrol circuitsprogrammable logic arraycomplexity of logic circuitsdecoder assignmentessential prime implicants detectioninput variable assignmentoutput phase assignmentPLA minimization system
Related Items (1)
Uses Software
This page was built for publication: Input Variable Assignment and Output Phase Optimization of PLA's