Robust clock generation system
From MaRDI portal
Publication:3426414
DOI10.1080/00207170600913265zbMath1119.68023OpenAlexW2093480080MaRDI QIDQ3426414
Ricardo B. N. M. Pinheiro, José Jaime da Cruz, José Roberto Castilho Piqueira
Publication date: 8 March 2007
Published in: International Journal of Control (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1080/00207170600913265
Network design and communication in computer systems (68M10) Design techniques (robust design, computer-aided design, etc.) (93B51)
Related Items (2)
Linear approach for synchronous state stability in fully connected PLL networks ⋮ Delay-free phase-locked loop ring: equilibrium and phase perturbation
Cites Work
This page was built for publication: Robust clock generation system