Bounded Model Checking of Analog and Mixed-Signal Circuits Using an SMT Solver

DOI10.1007/978-3-540-75596-8_7zbMath1141.68494OpenAlexW1480537711MaRDI QIDQ3510788

David Walter, Chris Myers, Scott Little

Publication date: 3 July 2008

Published in: Automated Technology for Verification and Analysis (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/978-3-540-75596-8_7

Mathematics Subject Classification ID

Specification and verification (program logics, model checking, etc.) (68Q60) Models and methods for concurrent and distributed computing (process algebras, bisimulation, transition nets, etc.) (68Q85)

Related Items (3)

Rewriting modulo SMT and open system analysis ⋮ Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces ⋮ Generalized rewrite theories, coherence completion, and symbolic methods

Cites Work

• Unnamed Item
• Unnamed Item
• Solving SAT and SAT Modulo Theories
• Computer Aided Verification
• Automated Technology for Verification and Analysis
• Formal Methods in Computer-Aided Design
• Tools and Algorithms for the Construction and Analysis of Systems
• Logic for Programming, Artificial Intelligence, and Reasoning
• Theory and Applications of Satisfiability Testing
• Computer Aided Verification
• Model Checking Software
• On hybrid Petri nets

This page was built for publication: Bounded Model Checking of Analog and Mixed-Signal Circuits Using an SMT Solver