scientific article

zbMATH Open1160.68307MaRDI QIDQ3528942

M. Karra Ch., M. P. Bekakos, Emina I. Milovanović, Igor Ž. Milovanović

Publication date: 17 October 2008

Title of this publication is not available (Why is that?)

zbMATH Keywords

systolic processing

Mathematics Subject Classification ID

Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35) Mathematical problems of computer architecture (68M07) Numerical algorithms for specific classes of architectures (65Y10)

Related Items (2)

Synthesis of a unidirectional systolic array for matrix-vector multiplication ⋮ Mapping full‐systolic arrays for matrix product on XILINX's XC4000(E,EX) FPGAs

Recommendations

• A class of fault-tolerant systolic arrays for matrix multiplication 👍 👎
• FPGA architecture and implementation of sparse matrix-vector multiplication for the finite element method 👍 👎
• A systolic array architecture for linear and inverse matrix systems 👍 👎
• Matrix-vector multiplication on a fixed-size linear systolic array 👍 👎
• Synthesis of a unidirectional systolic array for matrix-vector multiplication 👍 👎
• Mapping full‐systolic arrays for matrix product on XILINX's XC4000(E,EX) FPGAs 👍 👎
• Title not available (Why is that?) 👍 👎
• Title not available (Why is that?) 👍 👎

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3528942)