Mapping Interleaving Laws to Parallel Turbo and LDPC Decoder Architectures
From MaRDI portal
Publication:3547697
DOI10.1109/TIT.2004.833353zbMath1298.94144MaRDI QIDQ3547697
Guido Montorsi, Alberto Tarable, Sergio Benedetto
Publication date: 21 December 2008
Published in: IEEE Transactions on Information Theory (Search for Journal in Brave)
Related Items (1)
This page was built for publication: Mapping Interleaving Laws to Parallel Turbo and LDPC Decoder Architectures