Towards a Design Flow for Reversible Logic
From MaRDI portal
Publication:3577129
DOI10.1007/978-90-481-9579-4zbMath1210.94123OpenAlexW4213350534WikidataQ59242654 ScholiaQ59242654MaRDI QIDQ3577129
Publication date: 4 August 2010
Full work available at URL: https://doi.org/10.1007/978-90-481-9579-4
Lua error in Module:PublicationMSCList at line 37: attempt to index local 'msc_result' (a nil value).
Related Items (9)
The Group of Dyadic Unitary Matrices ⋮ Optimization approaches for designing quantum reversible arithmetic logic unit ⋮ Fundamentals of reversible flowchart languages ⋮ Clean Reversible Simulations of Ranking Binary Trees ⋮ Minimal reversible circuit synthesis on a DNA computer ⋮ Optimized 4-bit quantum reversible arithmetic logic unit ⋮ Reversible computing from a programming language perspective ⋮ A Classical Propositional Logic for Reasoning About Reversible Logic Circuits ⋮ A Fully Fault-Tolerant Representation of Quantum Circuits
Uses Software
This page was built for publication: Towards a Design Flow for Reversible Logic