FRGA Matching Algorithm in High-Speed Packet Switches

DOI10.1007/978-3-540-89985-3_95zbMATH Open1188.68091OpenAlexW1773367870MaRDI QIDQ3628598

Mohammad Javad Rostami, Ali Asghar Khodaparast

Publication date: 20 May 2009

Published in: Communications in Computer and Information Science (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/978-3-540-89985-3_95

zbMATH Keywords

convergenceschedulingmatchingpacket switch

Mathematics Subject Classification ID

Nonnumerical algorithms (68W05) Performance evaluation, queueing, and scheduling in the context of computer systems (68M20)

Recommendations

• Title not available (Why is that?) 👍 👎
• Title not available (Why is that?) 👍 👎
• On iterative solutions for performance of high-speed switching networks 👍 👎
• Fast ping-pong arbitration for input-output queued packet switches 👍 👎
• Frame-Based Packet-Mode Scheduling for Input-Queued Switches 👍 👎
• Packet mode and QoS algorithms for buffered crossbar switches with FIFO queuing 👍 👎
• Packet mode and QoS algorithms for buffered crossbar switches with FIFO queuing 👍 👎

This page was built for publication: FRGA Matching Algorithm in High-Speed Packet Switches

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3628598)