An area-maximum edge length trade-off for VSLI layout
From MaRDI portal
Publication:3703304
DOI10.1016/S0019-9958(85)80011-5zbMath0581.68053OpenAlexW2010307459MaRDI QIDQ3703304
Publication date: 1985
Published in: Information and Control (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1016/s0019-9958(85)80011-5
Graph theory (including graph drawing) in computer science (68R10) Applications of graph theory to circuits and networks (94C15)
This page was built for publication: An area-maximum edge length trade-off for VSLI layout