Pseudo-Boolean Logic Circuits

DOI10.1109/TC.1986.1676801zbMath0588.94017OpenAlexW2009985530MaRDI QIDQ3716973

John P. Hayes

Publication date: 1986

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tc.1986.1676801

zbMATH Keywords

VLSI designlogic designdigital simulationpseudo-Boolean algebraMOS circuitsswitch-level simulation

Mathematics Subject Classification ID

Related Items (2)

Łukasiewicz and His Followers in Many-Valued Logic ⋮ Symbolic constraint handling through unification in finite algebras

This page was built for publication: Pseudo-Boolean Logic Circuits