Processor Scheduling for Linearly Connected Parallel Processors
From MaRDI portal
Publication:3721809
DOI10.1109/TC.1986.1676804zbMath0592.68035OpenAlexW1825123709MaRDI QIDQ3721809
Charles E. McDowell, William F. Appelbe
Publication date: 1986
Published in: IEEE Transactions on Computers (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1109/tc.1986.1676804
parallel computationinterconnection networksparallel architecturecompilersinterprocessor communicationlow-level parallel processor
Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Theory of operating systems (68N25)
This page was built for publication: Processor Scheduling for Linearly Connected Parallel Processors